

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
27 November 2003 (27.11.2003)

PCT

(10) International Publication Number
WO 03/098807 A1(51) International Patent Classification⁷: **H03L 7/093**(21) International Application Number: **PCT/JP03/06428**(22) International Filing Date: **22 May 2003 (22.05.2003)**(25) Filing Language: **English**(26) Publication Language: **English**

(30) Priority Data:
 2002-148129 22 May 2002 (22.05.2002) JP
 2002-262793 9 September 2002 (09.09.2002) JP
 2002-286987 30 September 2002 (30.09.2002) JP

(71) Applicant (for all designated States except US): **MAT-SUSHITA ELECTRIC INDUSTRIAL CO., LTD.** [JP/JP]; 1006, Oaza Kadoma, Kadoma-shi, Osaka 571-8501 (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **DOSHO, Shiro** [JP/JP]; 3-3-5-202, Hachizuka, Ikeda-shi, Osaka 563-0024 (JP). **YANAGISAWA, Naoshi** [JP/JP]; 4-4-9-B-2, Toyosato, Higashiyodogawa-ku, Osaka-shi, Osaka 533-0013 (JP). **TOYAMA, Masaomi** [JP/JP]; 7-1-234,

Miyano-cho, Takatsuki-shi, Osaka 569-0081 (JP). **UMEHARA, Keijiro** [JP/JP]; 3-25, Todo-tanaka, Uji-shi, Kyoto 611-0013 (JP). **FUKUI, Masahiro** [JP/JP]; 3-6-13, Kitakasugaoka, Ibaraki-shi, Osaka 567-0048 (JP). **YOSHIKAWA, Takefumi** [JP/JP]; 3-5-C-201, Myokenzaka, Katano-shi, Osaka 576-0021 (JP). **IWATA, Toru** [JP/JP]; 5-26-19, Shimoshinjo, Higashiyodogawa-ku, Osaka-shi, Osaka 533-0021 (JP). **SAKIYAMA, Shiro** [JP/JP]; 79-32, Hashimoto-kurigatani, Yawata-shi, Kyoto 614-8327 (JP). **SUZUKI, Ryoichi** [JP/JP]; 42-2-103, Akaoji-cho, Takatsuki-shi, Osaka 569-1146 (JP).

(74) Agents: **MAEDA, Hiroshi** et al.; Honmachi-nakajima Bldg., 4-8, Utsubohonmachi 1-chome, Nishi-ku, Osaka-shi, Osaka 550-0004 (JP).


(81) Designated States (national): **CN, JP, US.**

(84) Designated States (regional): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **LOW-PASS FILTER FOR A PLL, PHASE-LOCKED LOOP AND SEMICONDUCTOR INTEGRATED CIRCUIT**

(57) Abstract: The invention provides a low-pass filter suitably used as a loop filter for a PLL or a DLL that has a filtering characteristic equivalent to that of a conventional one and can be realized in a smaller circuit area. The low-pass filter includes first filtering means (31) for accepting, as an input, an input signal to the low-pass filter and outputting a first voltage; a circuit element (311) included in the first filtering means (31) for allowing a first current to flow in accordance with the first voltage; current generating means (32) for generating a second current at a given rate to the first current; second filtering means (33) for accepting, as an input, the second current and outputting a second voltage; and adding means (34) for adding the first voltage and the second voltage and outputting an output signal of the low-pass filter, in which the second current is set to be smaller than the first current.

DESCRIPTION

LOW-PASS FILTER FOR A PLL, PHASE-LOCKED LOOP AND SEMICONDUCTOR INTEGRATED CIRCUIT

5

Technical Field

The present invention relates to a low-pass filter, and more particularly, it relates to a low-pass filter suitably used as a loop filter in a phase-locked loop and the like, and a technique for a phase-locked loop including such a low-pass filter.

10

Background Art

A phase-locked loop (hereinafter referred to as a "PLL") is now an indispensable element in a semiconductor integrated circuit system and is included in almost all LSIs. Also, there are broad ranges of applications of PLLs extending over various fields such as communications equipment, microprocessors and IC cards.

15

FIG. 32 shows the architecture of a general charge pump type PLL. The outline of the PLL will now be described with reference to this drawing. A phase comparator 10 compares an input clock **CK_{in}** supplied to the PLL with a feedback clock **CK_{div}** so as to output an up signal **UP** and a down signal **DN** in accordance with a phase difference between these clocks. A charge pump circuit 20 outputs a charge current **I_p** on the basis of the up signal **UP** and the down signal **DN**. A loop filter 30 smoothes the charge current **I_p** so as to output a voltage **V_{out}**. A voltage controlled oscillator 40 changes the frequency of an output clock **CK_{out}** of the PLL on the basis of the voltage **V_{out}**. An N frequency divider 50 divides the output clock **CK_{out}** in the frequency by "N" so as to feedback the divided clock to the phase comparator 10 as the feedback clock **CK_{div}**.

25

While these operations are repeated, the output clock **CK_{out}** is gradually converged into a

desired frequency to be locked.

Among the above-described elements of the PLL, the loop filter 30 is particularly significant. It can be said that the response characteristic of the PLL is determined depending upon the filtering characteristic of the loop filter 30.

5 FIG. 33 shows general loop filters. The passive filter shown in FIG. 33(a) has a disadvantage that its characteristic is changed when another circuit is connected at a subsequent stage. When the filter is varied to be active in order to overcome this disadvantage, the active filter shown in FIG. 33(b) is obtained. The transfer characteristics of these filters are equivalent. Thus, the loop filter 30 is generally realized
10 by a low-pass filter constructed from a combination of a resistive element R and a capacitive element C .

In the control theory for the PLL, the response bandwidth of the PLL is preferably set to a frequency approximately 1/10 of that of an input clock at most. According to this theory, in a PLL accepting, as an input, an input clock of a comparatively low frequency, it
15 is necessary to lower the cut-off frequency of the loop filter so as to narrow the response bandwidth. Therefore, a loop filter used in a conventional PLL has a comparatively large time constant, namely, a large CR product. In order to realize a large CR product, a large-scale capacitive element is generally used.

On the other hand, the response speed of a PLL depends upon its dumping factor.
20 The dumping factor is changed in accordance with the frequency of the input clock to the PLL, and is preferably kept constant in order to stabilize the response characteristic of the PLL. Therefore, in a conventional PLL accepting, as an input, an input clock of a wide-band frequency, the dumping factor is controlled by using a loop filter variable in its filtering characteristic.

25 FIG. 34 shows a conventional loop filter variable in its filtering characteristic.

The loop filter of FIG. 34(a) includes resistor ladder circuits 100. The resistor ladder circuit 100 includes, as shown in FIG. 34(b), a large number of resistors and switches, so as to provide a variety of resistance values by appropriately controlling the switches. In general, a loop filter including such a resistor ladder circuit 100 is used in the PLL.

5 Alternatively, FIG. 35 shows another example of the conventional loop filter variable in its filtering characteristic. The loop filter 30 shown in FIG. 35 includes an integrator 30-1, an inverting amplifier 30-2 and an adder 30-3. The integrator 30-1 integrates a charge current I_{p1} output from a first charge pump circuit 20a so as to output a smoothed voltage. The inverting amplifier 30-2 inverts and amplifies a charge current
10 I_{p2} output from a second charge pump circuit 20b. The adder 30-3 adds the output of the integrator 30-1 and the output of the inverting amplifier 30-2 so as to obtain an output voltage of the loop filter 30. In such a loop filter 30, the dumping factor of the PLL can be adjusted by appropriately changing the ratio between the charge current I_{p1} and the charge current I_{p2} (as described in, for example, Japanese Patent No. 2778421).

15 As described above, in a PLL accepting, as an input, an input clock of a comparatively low frequency, a capacitive element with a large size is used in order to attain a large CR product of the loop filter. Furthermore, in a PLL accepting, as an input, an input clock of a wide-band frequency, it is necessary to provide the resistor ladder circuit as shown in FIG. 34 or a plurality of charge pump circuits and operational
20 amplifiers as shown in FIG. 35 for adjusting the dumping factor. All of these cases are factors to increase the circuit scale.

 In some application products of PLLs that are difficult to externally provide a large capacitive element, it is significant to reduce the circuit area of the PLL. In an IC card in particular, elements with a size larger than the thickness of the card should not be
25 included from the viewpoint of the reliability. Accordingly, it is substantially impossible

to externally provide a large capacitive element on an IC card, and hence, the circuit area reduction of the PLL is a problem to be indispensably solved. This also applies to an LSI in which a PLL is mounted on a pad region.

Also, in an LSI having a chip-on-chip structure, a PLL included in the upper chip is preferably smaller. Furthermore, since a large number of PLLs are used in a microprocessor, the circuit area of the PLLs largely affects the circuit area of the whole microprocessor.

Disclosure of the Invention

In consideration of the above-described conventional problems, an object of the invention is providing a low-pass filter that has a filtering characteristic equivalent to that of a conventional one and can be realized in a smaller circuit area, and a PLL and the like including such a low-pass filter as a loop filter. In particular, an object is realizing such a low-pass filter without using a large capacitive element. Another object is making the dumping factor of a PLL adjustable by making the filtering characteristic of such a low-pass filter variable.

FIG. 1 shows the architecture of a low-pass filter according to this invention. The low-pass filter 30 of this invention includes first filtering means 31 that accepts, as an input, an input signal to the low-pass filter and outputs a first voltage; a circuit element 311 that is included in the first filtering means 31 and allows a first current to flow in accordance with the first voltage; current generating means 32 for generating a second current at a given rate to the first current; second filtering means 33 that accepts, as an input, the second current and outputs a second voltage; and adding means 34 that adds the first voltage and the second voltage to obtain an output signal of the low-pass filter 30.

According to this invention, the input signal to the low-pass filter is subjected to

first filtering processing by the first filtering means 31, thereby outputting the first voltage. At this point, the current generating means 32 generates the second current at the given rate to the first current flowing through the circuit element 311 in the first filtering means in accordance with the first voltage. The current generating means 32 does not amplify the first current itself, and hence, the generation of the second current does not affect the output of the first filtering means 31. The second filtering means 33 disposed at the stage following the first filtering means 31 is provided not with the first current but with the second current generated by the current generating means 32. The second current is subjected to second filtering processing by the second filtering means 33, thereby outputting the second voltage. Ultimately, the adding means 34 adds the first voltage and the second voltage, so as to obtain the output signal of the low-pass filter.

In the low-pass filter having the aforementioned architecture, the given rate of the second current to the first current is changed so as to accordingly change the transfer characteristic of the second filtering means, and hence, the second filtering means outputs the second voltage equivalent to the original voltage. Therefore, the low-pass filter apparently keeps its original transfer characteristic. In other words, even when the structure of the second filtering means is changed so as to reduce the circuit scale and hence the transfer characteristic is changed, the filtering characteristic of the low-pass filter can be prevented from changing by changing the given rate in accordance with the changed transfer characteristic. Accordingly, the invention can realize a low-pass filter that has a filtering characteristic equivalent to that of a conventional one and has a circuit area smaller than the conventional one.

In the low-pass filter of this invention, the given rate is preferably a positive number smaller than 1. Thus, the second current to be generated is smaller than the first current, and hence, a capacitive element with a small capacitance value can be employed as

the capacitive element used in the second filtering means. Accordingly, the second filtering means can be downsized, resulting in reducing the circuit area of the low-pass filter.

Specifically, the current generating means of the low-pass filter of this invention
5 can be realized as a current mirror circuit for accepting, as an input, the first current and outputting the second current. On an input side of the current mirror circuit, a first semiconductor element with first conductance is provided. This first semiconductor element is also the circuit element included in the first filtering means. Also on an output
10 side of the current mirror circuit, a second semiconductor element with second conductance at the given rate to the first conductance is provided. This circuit element may be a resistive element with a resistance value corresponding to the first conductance instead of the first semiconductor element. In this case, the current mirror circuit accepts, as the input, a third current corresponding to the first current instead of the first current.

Specifically, the circuit element of the low-pass filter of this invention can be
15 realized as a first voltage-current converter with first conductance for converting the first voltage into the first current, and the current generating means can be realized as a second voltage-current converter with second conductance for converting the first voltage into the second current, whereas the first and second conductance are at the given rate.

Specifically, the adding means of the low-pass filter of this invention can be
20 realized as an operational amplifier or an operational transconductance amplifier. When the operational amplifier is used, it has the second filtering means in a negative feedback portion thereof, accepts, as an input, the first voltage at a non-inverting input terminal thereof and outputs a third voltage as the output signal of the low-pass filter. Alternatively, when the operational transconductance amplifier is used, it outputs a third
25 current as the output signal of the low-pass filter.

In the low-pass filter of this invention, preferably, the first and second semiconductor elements are respectively first and second transistors for providing the first and second conductance in accordance with supplied first and second bias currents, respectively. The first and second bias currents are changed in amplitudes thereof on the basis of a common bias control signal. The change of the first and second bias currents means change of the first and second conductance. Since the first and second conductance are thus changed, the filtering characteristic of the low-pass filter can be dynamically varied. In addition, the filtering characteristic can be varied on the basis of the bias control signal commonly used for the first and second bias currents. Accordingly, there is no need to provide a resistor ladder circuit for varying the filtering characteristic of the low-pass filter, and hence, the circuit scale can be further reduced. Furthermore, particularly when the low-pass filter is used as a loop filter for a phase-locked loop or the like, the dumping factor can be effectively and easily adjusted in accordance with the bias control signal.

Similarly, the first and second voltage-current converters preferably change the first and second conductance, respectively on the basis of a common bias control signal. Thus, the circuit scale can be further reduced for the same reason as that described above.

Furthermore, in the low-pass filter of this invention, the current mirror circuit preferably has, on an output side, the second through n th (wherein n is a natural number of 3 or more) semiconductor elements and includes switches for respectively switching outputs of currents flowing through the second through n th semiconductor elements. The switches allow one of or a sum of a plurality of the currents respectively flowing through the second through n th semiconductor elements to be output as the second current. Thus, the amplitude of the second current can be switched in a stepwise manner, namely, digitally.

Furthermore, in the architecture in which the circuit element is a resistive element,

the circuit element may be, instead of the resistive element, a resistor ladder circuit. In this case, the resistor ladder circuit is able to change its resistance value in accordance with change of the first conductance. Thus, the filtering characteristic of the low-pass filter can be dynamically varied.

5 On the other hand, the feedback system of this invention includes a charge pump circuit for generating a charge current on the basis of a phase difference between an input clock and a clock resulting from feedback; a loop filter for accepting the charge current as an input; and output clock generating means for generating an output clock on the basis of an output signal from the loop filter. The loop filter includes first filtering means for
10 accepting the charge current as an input and outputting a first voltage; a circuit element included in the first filtering means for allowing a first current to flow in accordance with the first voltage; current generating means for generating a second current at a given rate to the first current; second filtering means for accepting the second current as an input and outputting a second voltage; and adding means for adding the first voltage and the second
15 voltage and outputting the output signal. Thus, the low-pass filter having the architecture shown in FIG. 1 is used as the loop filter of the feedback system, and hence, the circuit area of the feedback system can be reduced.

It should be noted that a feedback system means a feedback circuit for generating an output clock on the basis of an input clock and feeding back the output clock (as a
20 feedback clock) to make the output clock attain a desired characteristic. Typical examples are a phase-locked loop for generating an output clock of a desired frequency on the basis of an input clock; and a delay-locked loop for generating an output clock with a desired phase delay from an input clock.

Specifically, the output clock generating means is a voltage controlled oscillator
25 that oscillates the output clock and changes an oscillation frequency on the basis of the

output signal from the loop filter. Thus, a phase-locked loop with a small circuit area can be realized.

Alternatively, specifically, the output clock generating means is a voltage controlled delay circuit that changes a delay of the output clock from the input clock on the basis of the input clock and the output signal from the loop filter. Thus, a delay-locked loop with a small circuit area can be realized.

Preferably, the circuit element is capable of changing conductance thereof, and the feedback system further includes bias controlling means for changing the conductance of the circuit element and the charge current in accordance with a common bias control signal. Thus, the conductance of the circuit element and the charge current are both changed on the basis of the common bias control signal, and therefore, the dumping factor can be kept constant.

Specifically, the current generating means is a current mirror circuit that has, on an input side thereof, a first field effect transistor for providing first conductance in accordance with a supplied first bias current, and on an output side thereof, a second field effect transistor for providing second conductance at the given rate to the first conductance in accordance with a supplied second bias current, accepts the first current as an input and outputs the second current. In this case, the circuit element is the first field effect transistor, and the bias controlling means changes the first and second bias currents and the charge current in accordance with the bias control signal.

Specifically, the circuit element is a first voltage-current converter with first conductance for converting the first voltage into the first current, and the current generating means is a second voltage-current converter with second conductance at the given rate to the first conductance for converting the first voltage into the second current. The first and second voltage-current converters are respectively capable of changing the

first and second conductance. The bias controlling means changes the first and second conductance and the charge current in accordance with the bias control signal.

Preferably, the bias control signal is generated on the basis of the output signal from the loop filter. Thus, the conductance of the circuit element and the charge current
5 of the loop filter can be appropriately changed on the basis of the output of the loop filter. In other words, a feedback system capable of appropriately changing its response characteristic on the basis of the output of the loop filter can be realized.

Preferably, the adding means in the loop filter is an operational amplifier, and the bias controlling means changes a band characteristic of the operational amplifier in
10 accordance with the bias control signal.

Brief Description of Drawings

FIG. 1 is a diagram for showing the architecture of a low-pass filter of this invention.

15 FIG. 2 is a circuit diagram of a low-pass filter according to Embodiment 1 of the invention.

FIG. 3 is a diagram for explaining the transfer characteristic of the low-pass filter of FIG. 2.

FIG. 4 is a circuit diagram obtained by changing the mirror ratio of a current
20 mirror circuit of the low-pass filter of FIG. 2.

FIG. 5 is a circuit diagram of an example of offset compensating means of the low-pass filter of FIG. 2.

FIG. 6 is a circuit diagram of another example of the offset compensating means of the low-pass filter of FIG. 2.

25 FIG. 7 is a circuit diagram of a low-pass filter including a replica circuit for offset

compensation.

FIG. 8 is a circuit diagram of an example of bias adjusting means of the low-pass filter of FIG. 2.

FIG. 9 is a circuit diagram of a temperature compensating circuit serving as the
5 bias adjusting means of the low-pass filter of FIG. 2.

FIG. 10 is a diagram of a modification of the low-pass filter of Embodiment 1.

FIG. 11 is a circuit diagram of a low-pass filter according to Embodiment 2 of the invention.

FIG. 12 is a circuit diagram of a low-pass filter according to Embodiment 3 of the
10 invention.

FIG. 13 is a circuit diagram of a low-pass filter according to Embodiment 4 of the invention.

FIG. 14 is a circuit diagram of a low-pass filter according to Embodiment 5 of the invention.

FIG. 15 is a circuit diagram of a low-pass filter according to Embodiment 6 of the
15 invention.

FIG. 16 is a circuit diagram of a low-pass filter according to Embodiment 7 of the invention.

FIG. 17 is a circuit diagram of a low-pass filter according to Embodiment 8 of the
20 invention.

FIG. 18 is a circuit diagram of a low-pass filter according to Embodiment 9 of the invention.

FIG. 19 is a circuit diagram of a low-pass filter according to Embodiment 10 of the invention.

FIG. 20 is a circuit diagram of switched capacitor circuits connected in parallel to
25

each other.

FIG. 21 is a diagram for showing the architecture of a phase-locked loop according to Embodiment 11 of the invention.

FIG. 22 is a diagram for showing the architecture of a delay-locked loop
5 according to Embodiment 12 of the invention.

FIG. 23 is a diagram for showing the architecture of a phase-locked loop according to Embodiment 13 of the invention.

FIG. 24 is a circuit diagram of an example of startup means of the phase-locked
loop of FIG. 23.

10 FIG. 25 is a circuit diagram of an example of the startup means applicable to a test mode.

FIG. 26 is a diagram for showing the architectures of feedback systems according to Embodiment 14 of the invention.

FIG. 27 is a diagram for showing the architecture of a phase-locked loop
15 according to Embodiment 15 of the invention.

FIG. 28 is a diagram of exemplified application of a PLL or DLL of this invention to an IC card.

FIG. 29 is a diagram of exemplified application of the PLL or DLL of this invention to a COC component.

20 FIG. 30 is a diagram of exemplified application of the PLL or DLL of this invention provided on an LSI pad region.

FIG. 31 is a diagram of exemplified application of the PLL or DLL of this invention provided in a microprocessor.

FIG. 32 is a diagram for showing the architecture of a general PLL.

25 FIG. 33 is a circuit diagram of general loop filters.

FIG. 34 is a circuit diagram of a conventional loop filter variable in its filtering characteristic.

FIG. 35 is a circuit diagram of another conventional loop filter variable in its filtering characteristic.

5

Best Mode for Carrying Out the Invention

Preferred embodiments of the invention will now be described with reference to the accompanying drawings.

(EMBODIMENT 1)

10 FIG. 2 shows a low-pass filter according to Embodiment 1 of the invention. The low-pass filter 30A of this embodiment is a second-order active filter including a capacitive element 312, a current mirror circuit 32A, a capacitive element 33, an operational amplifier 34A, current sources 35a and 35b, offset compensating means 36 and bias adjusting means 37. The low-pass filter 30A can be constructed as a semiconductor
15 integrated circuit.

The low-pass filter 30A is applicable to, for example, the PLL shown in FIG. 32. In this application, the low-pass filter 30A accepts, as an input, a charge current I_p (whereas in a reverse direction to that shown in FIG. 32) from the charge pump circuit 20 and outputs a control voltage V_{out} , so as to control the voltage controlled oscillator 40.

20 The current mirror circuit 32A corresponds to the current generating means of this invention. The current mirror circuit 32A has, on its input side, a field effect transistor 311A serving as a first semiconductor element and, on its output side, a field effect transistor 321A serving as a second semiconductor element, and accepts a first current I_{in} as an input and outputs a second current I_{out} . The transistor 311A provides, as its
25 electric characteristic, first conductance gm_1 in accordance with a first bias current I_{b1}

supplied from the current source 35a. Similarly, the transistor 321A provides, as its electric characteristic, second conductance g_{m2} at a given rate to the first conductance g_{m1} in accordance with a second bias current I_{b2} supplied from the current source 35b. In this embodiment, this given rate corresponds to the mirror ratio of the current mirror circuit 32A.

The capacitive element 312 forms, together with the transistor 311A, the first filtering means 31A of this invention. The transistor 311A corresponds to the circuit element included in the first filtering means of this invention. The first filtering means 31A accepts, as an input, a current I_p that is an input signal to the low-pass filter 30A and outputs a first voltage V_p .

The capacitive element 33 corresponds to the second filtering means of this invention. The capacitive element 33 accepts, as an input, the second current I_{out} output from the current mirror circuit 32A and outputs a second voltage. In the architecture of FIG. 2, the second voltage corresponds to a voltage difference between a voltage V_{out} and a voltage V_m .

The operational amplifier 34A corresponds to the adding means of this invention. The operational amplifier 34A has the capacitive element 33 in its negative feedback portion, accepts, as an input, the first voltage V_p at its non-inverting input terminal and outputs the third voltage V_{out} as the output signal of the low-pass filter 30A. In other words, the operational amplifier 34A forms, together with the capacitive element 33, an active type integrator, which integrates the second current I_{out} accepted as an input and outputs the third voltage V_{out} .

The offset compensating means 36 and the bias adjusting means 37 will be described in detail later.

Now, the operation of the low-pass filter 30A having the aforementioned

architecture will be described. In this description, it is assumed that the offset compensating means 36 and the bias adjusting means 37 are not provided.

The current I_p supplied to the low-pass filter 30A is subjected to the first filtering processing by the first filtering means 31A, so as to output the first voltage V_p . At this point, the first current I_{in} flowing to the input side of the current mirror circuit 32A is mirrored to its output side. When it is herein assumed that the first conductance gm_1 and the second conductance gm_2 are equal, namely, the mirror ratio is "1", the second current I_{out} corresponding to an inverted current of the first current I_{in} flows to the output side of the current mirror circuit 32A. The second current I_{out} is subjected to the second filtering processing by the capacitive element 33, so as to output the second voltage. Since the inverting input terminal and the non-inverting input terminal of the operational amplifier 34A have the equivalent potential through the so-called virtual short, the operational amplifier 34A outputs the third voltage V_{out} obtained by adding the second voltage to the first voltage V_p .

Also, a common bias control signal CS1 is supplied to the current sources 35a and 35b, and the first and second bias currents I_{b1} and I_{b2} are changed on the basis of this bias control signal CS1. When the first and second bias currents I_{b1} and I_{b2} are changed, the first and second conductance gm_1 and gm_2 of the transistors 311A and 321A are also changed. In other words, the low-pass filter 30A can dynamically vary its filtering characteristic in accordance with the bias control signal CS1 without using a resistor ladder circuit.

Next, the transfer characteristic of the low-pass filter 30A equivalent to that of a general second-order active filter will be described.

FIG. 3 is a diagram for explaining the transfer characteristic of the low-pass filter 30A. FIG. 3(a) again shows the general second-order active filter of FIG. 33(b). It is

herein assumed that both of resistive elements 311A' and 321A' have a resistance value R , that a capacitive element 312 has a capacitance value Cx , that a capacitive element 33 has a capacitance value C , and that an operational amplifier 34A has an amplification factor A . Under these conditions, nodal equations at nodes n and m and the voltage V_{out} are respectively represented by the following equations (1) through (3):

$$-I_p + V_n \cdot sCx + \frac{V_n - V_m}{R} = 0 \quad \dots \quad (1)$$

$$\frac{V_m - V_n}{R} + \frac{V_m - V_{out}}{R + \frac{1}{sC}} = 0 \quad \dots \quad (2)$$

$$V_{out} = A \cdot (-V_m) \quad \dots \quad (3)$$

At this point, assuming the infinity of the amplification factor A of the operational amplifier 34A, the following equation (4) can be obtained as a transfer function V_{out}/I_p :

$$V_{out}/I_p = -\frac{R \cdot sC + 1}{sC(R \cdot sCx + 1)} \quad \dots \quad (4)$$

On the other hand, in the low-pass filter 30A, when it is assumed that the transistors 311A and 321A both have conductance gm , that the capacitive elements 312 and 33 have the aforementioned capacitance values and that the operational amplifier 34A has the aforementioned amplification factor, nodal equations at the nodes n and m and the voltage V_{out} are respectively represented by the following equations (5) through (7):

$$I_p + V_p \cdot sCx + V_p \cdot gm = 0 \quad \dots \quad (5)$$

$$V_m \cdot gm + (V_m - V_{out}) \cdot sC = 0 \quad \dots \quad (6)$$

$$V_{out} = A \cdot (V_p - V_m) \quad \dots \quad (7)$$

At this point, assuming the infinity of the amplification factor A of the operational amplifier 34 similarly, the following equation (8) can be obtained as the transfer function V_{out}/I_p :

$$V_{out}/I_p = -\frac{\frac{sC}{gm} + 1}{sC(\frac{sC_x}{gm} + 1)} \quad \dots \quad (8).$$

When $gm=1/R$, the equation (8) is identical to the equation (4). Specifically, the low-pass filter 30A has the equivalent transfer characteristic as the general second-order active filter shown in FIG. 33(b).

5 Next, reduction in the circuit area of the low-pass filter 30A, and downsizing of the capacitive element 33 in particular, will be described.

FIG. 4 shows a circuit configuration obtained when the mirror ratio of the current mirror circuit 32A of the low-pass filter 30A is changed. As shown in FIG. 4, the conductance rate between the transistor 311A and the transistor 321A is set to 1: α . The
10 conductance of a transistor can be controlled by changing, for example, W/L (wherein W is a gate width and L is a gate length). Also, the rate between the first bias current and the second bias current is similarly set to 1: α . In other words, the mirror ratio of the current mirror circuit 32A is set to α .

In order to make the transfer characteristic of the low-pass filter 30A in which the
15 mirror ratio of the current mirror circuit 32A is set to α identical to that of the original low-pass filter 30A shown in FIG. 2, it is understood from the equation (8) that the capacitance value of the capacitive element 33 should be set to $\alpha \cdot C$. Accordingly, the capacitance value of the capacitive element 33 can be reduced by setting α to a positive number smaller than 1. In the case where α is thus reduced, although the actual transfer characteristic of
20 the low-pass filter 30A is shifted from a theoretical value obtained by the equation (8), α can be reduced at least to approximately 1/10 through 1/100.

Next, compensation of an offset current performed by the offset compensating means 36 will be described.

Since the low-pass filter 30A uses the current mirror circuit 32A, there disadvantageously arises an error, namely, an offset, between the first current I_{in} and the second current I_{out} in the steady state due to variations in the characteristics of the current sources 35a and 35b and the characteristics of the transistors 311A and 321A. Therefore, the offset compensating means 36 is provided for compensating the offset current. The offset compensating means 36 adjusts the second bias current I_{b2} by changing, on the basis of the voltage V_{out} generated with the first current I_{in} input to the current mirror circuit 32A cut off, the bias of the current source 35b so as to make the voltage V_{out} zero.

FIG. 5 shows a specific example of the offset compensating means. This offset compensating means 36A includes a switch 361, voltage holding means 362 and signal inverting means 363. When the switch 361 is closed with the first current I_{in} cut off, the voltage V_{out} is supplied to the voltage holding means 362, and the voltage holding means 362 holds this voltage V_{out} . The voltage holding means 362 can be realized by using, for example, a sample-and-hold circuit or a capacitive element simply. The voltage held by the voltage holding means 362 is inverted by the signal inverting means 363 so as to be output as a control voltage V_{c1} . The signal inverting means 363 can be realized by using, for example, an inverting amplifier. The control voltage V_{c1} is fed back to the current source 35b to be used for adjusting the second bias current I_{b2} of the current source 35b. Such a feedback loop is stabilized when the offset current is zero. When the switch 361 is opened after stabilizing the feedback loop, the low-pass filter 30A becomes usable. At this point, the voltage holding means 362 holds the voltage at which the feedback loop is stabilized, and the second bias current I_{b2} is adjusted on the basis of this voltage.

The voltage held by the voltage holding means 362 is, however, varied with time due to a leakage current of the circuit. Therefore, the voltage at which the feedback loop is stabilized is held not as an analog value but as a digital value as follows:

FIG. 6 shows another specific example of the offset compensating means. This offset compensating means 36B includes a switch 361, a comparator 364, an updown counter 365 and a DA converter 366. When the switch 361 is closed with the first current I_{in} cut off, the voltage V_{out} is supplied to the comparator 364. The comparator 364 compares the voltage V_{out} with a reference voltage (such as a ground voltage) and outputs a supply voltage or the ground voltage in accordance with the comparison result. The updown counter 365 increments or decrements its counter value on the basis of the output of the comparator 364. The DA converter 366 converts the counter value of the updown counter 365 into an analog value of a control voltage V_{c1} . The updown counter 365 and the DA converter 366 perform sampling in synchronization with a common control clock. Owing to this configuration, the offset compensating means 36B holds the voltage at which the feedback loop is stabilized as the counter value, namely, a digital value.

Although the offset compensating means 36A has a disadvantage that the voltage held by the voltage holding means 362 is varied, it can be realized in a comparatively small circuit scale. On the other hand, although the circuit scale is increased, the offset compensating means 36B can compensate the offset current highly accurately. Furthermore, the accuracy in the compensation of the offset current can be further improved by increasing the bit accuracy of the DA converter 366.

Although the control voltage V_{c1} is fed back to the current source 35b in the above description, it may be fed back to the current source 35a. Alternatively, both the current sources 35a and 35b can be controlled by using the control voltage V_{c1} . In either case, the same effect as that described above can be attained.

Alternatively, the offset current can be compensated by providing a replica circuit. FIG. 7 shows a low-pass filter provided with a replica circuit for the offset compensation. The replica circuit 38 includes a transistor 321A' corresponding to the transistor 321A, a

current source 35b' corresponding to the current source 35b, a capacitive element 33' corresponding to the capacitive element 33 and an operational amplifier 34A' corresponding to the operational amplifier 34A, and accepts a first voltage V_p as an input and outputs a voltage V_{out}' corresponding to the third voltage V_{out} . Offset
5 compensating means 36 inverts the voltage V_{out}' accepted as an input and outputs the inverted voltage as a control voltage V_{c1} . This offset compensating means 36 can be realized by using an inverting amplifier having a predetermined time constant. The control voltage V_{c1} is fed back to the current source 35b' to be used for adjusting a bias current I_{b2} of the current source 35b' so as to make the offset current of the replica circuit
10 38 zero. When this control voltage V_{c1} is supplied to the current source 35b, the offset current of the current mirror circuit 32A can be also compensated. In this manner, when the replica circuit 38 is used, the offset current output can be minimized within the range of relative accuracy between the circuit elements of the low-pass filter 30A and the corresponding circuit elements included in the replica circuit 38.

15 As described so far, the offset compensating means 36 or the replica circuit 38 can compensate the offset current caused in the current mirror circuit 32A, so as to eliminate drift of the voltage V_{out} derived from the offset current. As a result, the filtering accuracy of the low-pass filter 30A can be improved.

20 Next, bias control performed by using the bias controlling means 37 will be described.

The first filtering means 31A of the low-pass filter 30A uses the transistor 311A as a resistive circuit element. The first conductance g_{m1} of the transistor 311A is determined depending upon the first bias current I_{b1} supplied by the current source 35a. In general, however, the conductance of a transistor is varied in accordance with the
25 temperature even when the bias current is constant. In other words, when the temperature

is changed, the filtering characteristic is varied. In order to solve this problem, the bias controlling means 37 is provided to the low-pass filter 30A, so as to make constant the conductance $gm1$ and $gm2$ of the transistors 311A and 321A against the temperature change.

5 FIG. 8 shows a specific example of the bias controlling means. This bias controlling means 37A includes a third transistor 371a corresponding to the transistor 311A, a fourth transistor 371b corresponding to the transistor 321A, a current source 372a corresponding to the current source 35a, a current source 372b corresponding to the current source 35b, a current source 373 for supplying an additional bias current I_{ref} to the
10 transistor 371a and a differential amplifier 374. The transistors 371a and 371b are both diode-connected.

The transistors 371a and 371b of the bias controlling means 37A are respectively supplied with bias currents with a current difference I_{ref} . Thus, a voltage difference ΔV is caused between the transistors 371a and 371b. The differential amplifier 374 accepts
15 the voltage difference ΔV as an input, and outputs a control voltage V_{c2} for equalizing this voltage difference to a voltage V_{ref} . The control voltage V_{c2} is fed back to the current sources 372a and 372b to be used for adjusting the bias currents of these current sources. Owing to a feedback loop thus constructed, even when the temperature is changed, the bias currents of the current sources 372a and 372b are controlled so as to cause the voltage
20 difference V_{ref} in accordance with the current difference I_{ref} , namely, so as to keep the conductance (I_{ref}/V_{ref}) constant. When the first and second bias currents I_{b1} and I_{b2} of the current sources 35a and 35b are controlled by using this control voltage V_{c2} , namely, in accordance with this control of the current sources 372a and 372b, the first and second conductance $gm1$ and $gm2$ provided by the transistors 311A and 321A can be kept
25 constant against the temperature change.

In general, the conductance of a transistor tends to lower as the temperature increases. Therefore, when the temperature increases, the bias current is increased, so that the conductance can be kept constant. Specifically, a temperature compensating circuit may be used as the bias controlling means. FIG. 9 shows a temperature
5 compensating circuit serving as the bias controlling means. This temperature compensating circuit 37B is a generally used one, and is a constant current source circuit capable of supplying a constant current on the basis of a supply voltage. It is known that the output current increases in proportion to the absolute temperature in this temperature compensating circuit 37B.

10 In this manner, the bias controlling means 37 can keep constant the conductance of the transistors 311A and 321A against the temperature change. As a result, the frequency characteristic of the low-pass filter 30A can be kept constant regardless of the temperature.

As described so far, according to this embodiment, since the transistors 311A and
15 321A are used as active loads, there is no need to provide resistive elements (such as resistive elements 311A' and 321A' of the low-pass filter shown in FIG. 3(a)), and hence, the circuit area can be reduced. Furthermore, the capacitive elements 312 and 33 can be made smaller by reducing the conductance of the transistors 311A and 321A.

Furthermore, when the mirror ratio α of the current mirror circuit 32A is set to
20 be smaller than 1, the capacitance value of the capacitive element 33 can be reduced to approximately 1/10 through 1/100. A capacitive element generally used as the capacitive element 33 has a large capacitance value of approximately 100 through 200 pF, and its area occupies, for example in a conventional PLL, approximately 50 through 70% of the whole circuit area. Since the capacitive element 33 can be downsized to approximately 1/10
25 through 1/100 of a conventional one in the low-pass filter 30A of this embodiment, the

circuit area can be largely reduced. Also, since the second current I_{out} is reduced, the power consumption can be reduced. Furthermore, since a bias current flowing into the operational amplifier 34A is also reduced, the specifications required of the operational amplifier 34A, such as the through rate, can be relieved. Since a capacitive element
5 generally used as the capacitive element 312 has a comparatively small capacitance value (of approximately 10 through 20 pF) that can be attained by using a MOS, there is no need to make a particular effort to downsize this capacitive element 312.

Furthermore, another capacitive element or a resistive element can be used in addition to the capacitive element 312 and the capacitive element 33 as the first filtering
10 means and the second filtering means. Alternatively, a capacitive element using parasitic capacitance of the transistor 311A may be used as the capacitive element 312. Even when the low-pass filter is thus modified, the aforementioned effects are not spoiled.

Moreover, the current sources 35a and 35b can be controlled in accordance with the bias control signal CS1 in this embodiment, which is not always necessary.
15 Furthermore, the offset compensating means 36 and the bias controlling means 37 can be omitted. These means can be provided if necessary.

The current mirror circuit 32A can be replaced with a resistive element by simultaneously supplying the charge current and an inverted current obtained by inverting the charge current from the charge pump circuit to the low-pass filter. FIG. 10 shows a
20 charge pump circuit 20 capable of simultaneously outputting a charge current I_{p1} and an inverted current I_{p2} , and a low-pass filter 30 in which the current mirror circuit 32A of the low-pass filter 30A is replaced with resistive elements 311A' and 321A'. In the charge pump circuit 20, a pair of signals UP1 and UP2 and a pair of signals DN1 and DN2 respectively control a pair of switches 23 and 26 and a pair of switches 24 and 25. The
25 charge current I_{p1} and the inverted current I_{p2} are simultaneously output from the charge

pump circuit 20. On the other hand, the low-pass filter 30 accepts, as inputs, the charge current I_{p1} and the inverted current I_{p2} so as to be operated in the same manner as that performed by the low-pass filter 30A in which the first current I_{in} is input by the current mirror circuit 32A.

5 In a PLL including such charge pump circuit 20 and low-pass filter 30, common mode switch noise in the charge pump circuit 20 are input to the non-inverting input terminal and the inverting input terminal of the operational amplifier 34A of the low-pass filter 30, so as to be cancelled. As a result, a jitter component appearing in the PLL can be reduced.

10 (EMBODIMENT 2)

FIG. 11 shows a low-pass filter according to Embodiment 2 of the invention. The low-pass filter 30B of this embodiment is obtained by modifying the adding means of the low-pass filter 30A of Embodiment 1. Herein, a difference from Embodiment 1 alone will be described. The description of elements similar to those of Embodiment 1 is
15 omitted by referring to them with like reference numerals used in FIG. 2.

In the low-pass filter 30B, an operational amplifier 331 has the capacitive element 33 in its negative feedback portion, and accepts, as an input, a reference voltage at its non-inverting input terminal and outputs a second voltage V_2 . In other words, the capacitive element 33 and the operational amplifier 331 together correspond to the second filtering
20 means in this embodiment.

An adder 34B corresponds to the adding means in this embodiment. The adder 34B accepts the first voltage V_p and the second voltage V_2 as inputs, and adds these voltages to output the third voltage V_{out} .

In this manner, according to this embodiment, the first voltage V_p and the second
25 voltage V_2 can be individually referred to. Therefore, for example, when the adder 34B

is incorporated into the voltage controlled oscillator 40 of FIG. 32 so as to individually output the first and second voltages from the low-pass filter, the voltage controlled oscillator 40 can be directly controlled.

(EMBODIMENT 3)

5 FIG. 12 shows a low-pass filter according to Embodiment 3 of the invention. The low-pass filter 30C of this embodiment is obtained by modifying the adding means of the low-pass filter 30A of Embodiment 1. Herein, a difference from Embodiment 1 alone will be described. The description of elements similar to those of Embodiment 1 is omitted by referring to them with like reference numerals used in FIG. 2.

10 In the low-pass filter 30C, one end of the capacitive element 33 is set to a reference voltage. Thus, the capacitive element 33 accepts the second current I_{out} as an input and outputs a second voltage V_2 with the inverted polarity.

 The adding means of this embodiment is an operational transconductance amplifier (OTA) 34C. The OTA 34C accepts, as inputs, the first voltage V_p at its non-inverting input terminal and the second voltage V_2 with the inverted polarity at its
15 inverting input terminal, and outputs a third current I_{out2} as the output signal of the low-pass filter 30C. The third current I_{out2} has a value obtained by multiplying a differential voltage between these input terminals by predetermined conductance. In other words, the sum voltage of the first voltage V_p and the second voltage V_2 is converted into a current to
20 be output as the third current I_{out2} in this embodiment.

 In this manner, according to this embodiment, since the operational transconductance amplifier 34C is used as the adding means, a current signal can be output as the output signal of the low-pass filter. Also, since an operational amplifier is not used as the adding means, the circuit scale can be reduced and the power consumption can be
25 reduced.

(EMBODIMENT 4)

Although the low-pass filter 30A of Embodiment 1 uses the transistors 311A and 321A presumed as linear resistive elements, strictly speaking, a transistor is a nonlinear device. Accordingly, the nonlinearity of the transistors directly appears as the nonlinearity of the filtering characteristic. Therefore, when the low-pass filter 30A of Embodiment 1 is improved so as to linearize its filtering characteristic, a low-pass filter according to Embodiment 4 of the invention is obtained.

FIG. 13 shows the low-pass filter of this embodiment. Herein, a difference from Embodiment 1 alone will be described. The description of elements similar to those of Embodiment 1 is omitted by referring to them with like reference numerals used in FIG. 2.

The first filtering means 31D of this low-pass filter 30D includes the capacitive element 312 and a resistor ladder circuit 311D. The resistor ladder circuit 311D corresponds to the circuit element included in the first filtering means of this invention, and has a resistance value corresponding to the first conductance gm_1 of the transistor 311A of the current mirror circuit 32A. When the first conductance gm_1 of the transistor 311A is changed, the resistor ladder circuit 311D changes its resistance value in accordance with the change of the first conductance gm_1 . Also, a bias current corresponding to the first bias current supplied to the transistor 311A is supplied to the resistor ladder circuit 311D by the current source 35a.

On the other hand, a capacitive element 312' corresponding to the capacitive element 312 is provided in parallel to the transistor 311A of the current mirror circuit 32A. Specifically, the input side of the current mirror circuit 32A is set to be equivalent to the first filtering means 31D. Therefore, when the current I_p identical to the input to the first filtering means 31D is input, the voltage on the input side of the current mirror circuit 32A becomes a voltage V_p' corresponding to the first voltage V_p , and the current flowing to

the input side becomes a third current I_{in}' corresponding to the first current I_{in} . The current mirror circuit 32A accepts the third current I_{in}' as an input and outputs the second current I_{out} . Accordingly, the current mirror circuit 32A of this embodiment substantially generates the second current I_{out} by mirroring the first current I_{in} .

5 The first voltage V_p corresponding to the output of the first filtering means 31D is supplied to the non-inverting input terminal of the operational amplifier 34A. The operational amplifier 34A outputs the third voltage V_{out} obtained by adding the first voltage V_p and the second voltage.

10 In this manner, according to this embodiment, the resistor ladder circuit 311D is used as the resistive element in the first filtering means 31D instead of the transistors, and hence, the linearity of the filtering characteristic of the low-pass filter 30D can be improved. Furthermore, since the resistance value of the resistor ladder circuit 311D is changed in accordance with the change of the conductance of the transistor 311A, the filtering characteristic of the low-pass filter 30D can be dynamically varied.

15 In the case where there is no need to dynamically vary the filtering characteristic, the resistor ladder circuit 311D may be replaced with a simple resistive element. Also in such a case, the effect to improve the linearity of the filtering characteristic of the low-pass filter 30D can be attained.

(EMBODIMENT 5)

20 FIG. 14 shows a low-pass filter according to Embodiment 5 of the invention. The low-pass filter 30E of this embodiment is obtained by improving the low-pass filter 30A of Embodiment 1 so as to be capable of switching the filtering characteristic. Herein, a difference from Embodiment 1 alone will be described. The description of elements similar to those of Embodiment 1 is omitted by referring to them with like reference
25 numerals used in FIG. 2.

A current mirror circuit 32E of the low-pass filter 30E has, on its input side, the first transistor 311A and, on its output side, two transistors, that is, a second transistor 321Ab and a third transistor 321Ac. The transistors 321Ab and 321Ac are respectively biased by current sources 35b and 35c. When the first current I_{in} flows to the input side of the current mirror circuit 32E, a current I_{outb} is output from the output side having the transistor 321Ab and a current I_{outc} is output from the output side having the transistor 321Ac.

The low-pass filter 30E includes switches 322b and 322c for switching the outputs of the currents I_{outb} and I_{outc} . Therefore, a current sum of current(s) flowing through the closed one(s) of the switches 322b and 322c is supplied to the capacitive element 33 as the second current I_{out} .

In this manner, according to this embodiment, the filtering characteristic of the low-pass filter 30E can be switched in a stepwise manner, namely, digitally, by appropriately controlling the operations of the switches 322b and 322c. Therefore, for example, in the case where the low-pass filter 30E is used as a loop filter of a PLL, the second current I_{out} can be allowed to flow in a large amount for fast lead-in before the output clock is locked, and the second current I_{out} can be reduced for relaxing the band characteristic after it is locked.

The two transistors are provided on the output side of the current mirror circuit 32E of this embodiment, which does not limit the invention. The second through nth (wherein n is a natural number of 3 or more) transistors can be provided on the output side of the current mirror circuit.

Also, the switches for controlling the outputs of a plurality of currents from the current mirror circuit 32E may select one of the plural currents or simultaneously select a plurality of them.

(EMBODIMENT 6)

FIG. 15 shows a low-pass filter according to Embodiment 6 of the invention. The low-pass filter 30F of this embodiment is obtained by replacing the current mirror circuit 34A of the low-pass filter 30A of Embodiment 1 with a first voltage-current converter 311F and a second voltage-current converter 32F. Herein, a difference from Embodiment 1 alone will be described. The description of elements similar to those of Embodiment 1 is omitted by referring to them with like reference numerals used in FIG. 2.

The first voltage-current converter 311F corresponds to the transistor 311A and the current source 35a of the low-pass filter 30A of Embodiment 1. The first voltage-current converter 311F provides the first conductance $gm1$ equal to that of the transistor 311A, and converts the first voltage V_p into the first current I_{in} . The first conductance $gm1$ can be changed in accordance with the bias control signal CS1. The first voltage-current converter 311F corresponds to the circuit element included in the first filtering means of this invention, and forms, together with the capacitive element 312, the first filtering means 31F.

The second voltage-current converter 32F corresponds to the transistor 321A and the second current source 35b of the low-pass filter 30A of Embodiment 1. The second voltage-current converter 32F corresponds to the current generating means of this invention, provides the second conductance $gm2$ equal to that of the transistor 321A and converts the first voltage V_p into the second current I_{out} . The second conductance $gm2$ can be changed in accordance with the bias control signal CS1.

The transfer characteristic of the low-pass filter 30F having this architecture is represented by the expression (8) similar to that of the low-pass filter 30A of Embodiment 1. Also, its operation is similar to that of the low-pass filter 30A. Accordingly, when the second conductance $gm2$ of the second voltage-current converter 32F is set to be

smaller than the first conductance $gm1$ of the first voltage-current converter 311F, the capacitive element 33 can be downsized, so that the circuit area can be largely reduced.

Also, the voltage-current converters 311F and 32F are changed in the first and second conductance $gm1$ and $gm2$ in accordance with the common bias control signal CS1.

5 Therefore, the filtering characteristic of the low-pass filter 30F can be dynamically varied.

In this manner, according to this embodiment, since the first voltage-current converter 311F and the second voltage-current converter 32F are used as active loads, there is no need to provide a resistive element, resulting in reducing the circuit area. Also, when the conductance of the voltage-current converters 311F and 32F are reduced, the
10 capacitive elements 312 and 33 can be further downsized. Furthermore, when the second conductance $gm2$ of the second voltage-current converter 32F is set to be smaller than the first conductance $gm1$ of the first voltage-current converter 311F, the capacitive element 33 can be downsized with the filtering characteristic kept constant.

Moreover, the low-pass filter 30F of this embodiment does not use a current
15 mirror circuit as the current generating means. Therefore, as compared with the case where a current mirror circuit is used, the offset current is minimally caused, so that a more accurate filtering characteristic can be attained.

(EMBODIMENT 7)

FIG. 16 shows a low-pass filter according to Embodiment 7 of the invention.
20 The low-pass filter 30G of this embodiment includes a first low-pass filter unit 30a and a second low-pass filter unit 30b, accepts, as an input, a differential signal between a current I_p^+ , that is, a first input signal, and a current I_p^- , that is, a second input signal, and outputs a differential signal between a voltage V_{out}^+ , that is, a first output signal, and a voltage V_{out}^- , that is, a second output signal.

25 The low-pass filter 30G employs, for the first and second low-pass filter units 30a

and 30b, the architecture equivalent to that of the low-pass filter 30A of Embodiment 1. The first low-pass filter unit 30a accepts the current I_p^+ as an input and outputs the voltage V_{out}^+ . The second low-pass filter unit 30b accepts the current I_p^- as an input and outputs the voltage V_{out}^- . The architecture and the operation of each of the first and second low-pass filter units 30a and 30b are not described in this embodiment because they have already been described in Embodiment 1.

In this manner, according to this embodiment, since the differential signals are used as the input and output signals of the low-pass filter, resistance against common mode source noise can be improved. Also, since the low-pass filter 30A of Embodiment 1 is employed as the first and second low-pass filter units 30a and 30b, the capacitive element 33 in each of the first and second low-pass filter units 30a and 30b can be downsized, so that the circuit area of the whole low-pass filter 30G can be largely reduced.

Each of the first and second low-pass filter units 30a and 30b is not limited to the low-pass filter 30A of Embodiment 1, but any low-pass filters having the equivalent filtering characteristics can be employed as them. Accordingly, any of the low-pass filters 30A through 30F of Embodiments 1 through 6 can be used as any of the first and second low-pass filter units 30a and 30b. Also, when the low-pass filter of this invention is employed as at least one of the first and second low-pass filter units 30a and 30b, the effect to reduce the circuit area of the low-pass filter 30G can be attained.

(EMBODIMENT 8)

FIG. 17 shows a low-pass filter according to Embodiment 8 of the invention. Also the low-pass filter 30H of this embodiment accepts, as an input, a differential signal between a current I_p^+ , that is, a first input signal, and a current I_p^- , that is, a second input signal, and outputs a differential signal between a voltage V_{out}^+ , that is, a first output signal, and a voltage V_{out}^- , that is, a second output signal. The low-pass filter 30H is

obtained by differentiating the low-pass filter.30F of Embodiment 6 in particular.

A first differential voltage-current converter **311H** corresponds to the circuit element included in the first filtering means of this invention. The first differential voltage-current converter **311H** accepts, as a first voltage, a voltage difference between a voltage V_p^+ and a voltage V_p^- , and outputs, as first currents, a current I_{in}^+ and a current I_{in}^- . The amplitudes of the current I_{in}^+ and the current I_{in}^- are determined depending upon first conductance of the first differential voltage-current converter **311H**. The first differential voltage-current converter **311H** forms, together with a capacitive element **312H**, the first filtering means **31H**.

A second differential voltage-current converter **32H** corresponds to the current generating means of this invention. The second differential voltage-current converter **32H** accepts, as the first voltage, the voltage difference between the voltage V_p^+ and the voltage V_p^- , and outputs, as second currents, a current I_{out}^+ and a current I_{out}^- . The amplitudes of the currents I_{out}^+ and the current I_{out}^- are determined depending upon second conductance of the second differential voltage-current converter **32H**. The second conductance is at a given rate to the first conductance of the first differential voltage-current converter **311H**.

Capacitive elements **33a** and **33b** correspond to the second filtering means of this invention. The capacitive elements **33a** and **33b** respectively accept, as inputs, the current I_{out}^+ and the current I_{out}^- generated by the second differential voltage-current converter **32H**, and output a second voltage. In this case, the second voltage corresponds to a voltage difference between a difference between the voltage V_{out}^- and a voltage V_m^- and a difference between the voltage V_{out}^+ and a voltage V_m^+ .

A differential operational amplifier **34H** corresponds to the adding means of this invention. The differential operational amplifier **34H** has the capacitive elements **33a** and

33b in its negative feedback portions, accepts, as an input, the voltage difference between the voltage V_{p^+} and the voltage V_{p^-} at its non-inverting input terminal, and outputs the voltage difference between the voltage V_{out^+} and the voltage V_{out^-} as an output signal of the low-pass filter 30H.

5 In this manner, according to this embodiment, since the differential signals are used as the input and output signals of the low-pass filter, the resistance against common mode source noise can be improved. Also, when the second conductance of the second differential voltage-current converter 32H is set to be smaller than the first conductance of the first differential voltage-current converter 311H, the capacitive elements 33a and 33b
10 can be downsized. As a result, the circuit area of the low-pass filter 30H can be largely reduced.

(EMBODIMENT 9)

The low-pass filter 30A of FIG. 2 uses the current mirror circuit 32A as means for transferring charge. In general, however, a leakage current, namely, an offset current, is
15 caused in a current mirror circuit due to variation in the characteristics of transistors and the like disposed on the input side and the output side of the current mirror circuit. Therefore, in some cases, it is necessary to provide the offset compensating means 36 as shown in FIG. 2 as described above.

As the means for transferring charge, a switched capacitor circuit can be used
20 other than a current mirror circuit. An offset current is not caused in a switched capacitor circuit differently from a current mirror circuit. Therefore, a switched capacitor circuit is used as the means for transferring charge instead of a current mirror circuit for constructing a low-pass filter.

FIG. 18 shows a low-pass filter according to Embodiment 9 of the invention.
25 The low-pass filter 30I of this embodiment is a second-order active filter including a

capacitive element 312, switched capacitor circuits 311I and 32I, a capacitive element 33 and an operational amplifier 34A. Herein, a difference from Embodiment 1 alone will be described. The description of elements similar to those of Embodiment 1 is omitted by referring to them with like reference numerals used in FIG. 2. The low-pass filter 30I can
5 be constructed as a semiconductor integrated circuit.

The switched capacitor circuits 311I and 32I are of a type designated as a parasitic capacitance insensitive type or a P.I. (Parasitic Insensitive) type, and form first filtering means 31I together with the capacitive element 312. Each of the switched capacitor circuits 311I and 32I is electrically connected to the input side of a current I_p when a clock
10 CK is at a predetermined logic level, for example, at "H" level (which state is designated as a first connection state). Therefore, a first current I_{in} flows through the switched capacitor circuits 311I and 32I in accordance with a first voltage V_p . In other words, the switched capacitor circuits 311I and 32I correspond to a circuit element of the first filtering means 31I. On the other hand, when a clock \overline{CK} obtained by inverting the clock CK is
15 at a predetermined logic level, for example, at "H" level, the switched capacitor circuit 311I is electrically connected to a reference voltage and the switched capacitor circuit 32I is electrically connected to the capacitive element 33 (which state is designated as a second connection state). Accordingly, the capacitive element 33 accepts a second current I_{out} from the switched capacitor circuit 32I, namely, the switched capacitor circuit 32I
20 corresponds to current generating means.

At this point, a ratio between the total capacitance value of the switched capacitor circuits 311I and 32I and the capacitance value of the switched capacitor circuit 32I is set to $1:\alpha$ (whereas $0 < \alpha < 1$). In this manner, the second current I_{out} becomes α times as large as a first current I_{in} , so that the capacitance value of the capacitive element 33 can be
25 reduced. As described with reference to FIG. 4, α can be reduced to approximately 1/10

through 1/100.

When the switching rate of the switched capacitor circuits 311I and 32I is sufficiently higher than the time constant of the low-pass filter 30I, the low-pass filter 30I can attain a transfer characteristic equivalent to that of the low-pass filter 30A of FIG. 4.

5 As the switching clock CK for the switched capacitor circuits 311I and 32I, for example, an input clock of a PLL including the low-pass filter 30I as a loop filter can be used. Also, as the switching rate is higher, the capacitance value of the capacitive element used in the switched capacitor circuit can be smaller, and therefore, a clock of a higher frequency, such as an output clock of the PLL, is preferably used.

10 In this manner, according to this embodiment, since no offset current is caused, there is no need to provide the offset compensating means. Accordingly, the circuit scale can be reduced as compared with that of the low-pass filter 30A of FIG. 4. Furthermore, since a switched capacitor circuit generally does not include a resistive component that may cause thermal noise, the anti-noise characteristic can be improved as compared with
15 the case where a current mirror circuit is used.

Although the switched capacitor circuits 311I and 32I of this embodiment are of the P.I. type, they may be of a type designated as a parasitic capacitance sensitive type or a P.S. (Parasitic Sensitive) type.

It goes without saying that the low-pass filter 30I of this embodiment is applicable
20 to any of the first low-pass filter unit 30a and the second low-pass filter unit 30b of the low-pass filter 30H shown in FIG. 16.

(EMBODIMENT 10)

FIG. 19 shows a low-pass filter according to Embodiment 10 of the invention. The low-pass filter 30J of this embodiment is obtained by modifying the low-pass filter
25 30I of FIG. 18, and is a second-order active filter including a capacitive element 312, P.S.

type switched capacitor circuits 311J and 32J, a capacitive element 33 and adding means 34J. The low-pass filter 30J can be constructed as a semiconductor integrated circuit.

The switched capacitor circuits 311J and 32J form first filtering means 31J together with the capacitive element 312. The operation of the switched capacitor circuits 311J and 32J is not herein described because it is the same as that of the switched capacitor circuits 311I and 32I of FIG. 18.

The adding means 34J includes a voltage follower circuit 341. Specifically, an operational amplifier is used to form the voltage follower circuit 341 in this embodiment.

The voltage follower circuit 341 accepts, as an input, a second voltage V2 generated when a second current I_{out} flows through the capacitive element 33. The output of the voltage follower circuit 341 is used as a reference voltage connected to one end of each of the capacitive element 312 and the switched capacitor circuit 311J. Accordingly, the adding means 34J outputs a voltage V_{out} obtained by adding the second voltage V2 generated at the both ends of the capacitive element 33 to a first voltage generated in the first filtering means 31J.

Also in the low-pass filter 30J, similarly to the low-pass filter 30I of FIG. 18, the capacitance value of the capacitive element 33 can be reduced by setting the rate between the total capacitance value of the switched capacitor circuits 311J and 32J and the capacitance value of the switched capacitor 32J to $1:\alpha$ (whereas $0 < \alpha < 1$). Also, as a clock CK for controlling the switching of the switched capacitor circuits 311J and 32J, an input clock or an output clock of a PLL including the low-pass filter 30J as a loop filter can be used.

In this manner, according to this embodiment, the same effects as those attained by Embodiment 9, namely, the reduction of the circuit scale and the improvement of the anti-noise characteristic, can be attained.

In the low-pass filter 30I of FIG. 18 or the low-pass filter 30J of FIG. 19, two switched capacitor circuits connected in parallel to each other can be used as another switched capacitor circuit. FIG. 20 shows switched capacitor circuits connected in parallel to each other. In FIG. 20(a), P.S. type circuits are connected in parallel, and in
5 FIG. 20(b), P.I. type circuits are connected in parallel. In employing either type, when one of the circuits connected in parallel is electrically connected to a terminal T1, the other is electrically connected to a terminal T2. The switched capacitor circuits thus connected in parallel can attain a double sampling rate as compared with a single switched capacitor circuit, and their capacitance is never varied through switching.

10 In the low-pass filter 30I of FIG. 18, either of P.I. type switched capacitor circuits connected in parallel and P.S. type switched capacitor circuits connected in parallel may be used.

It goes without saying that the low-pass filter 30J of this embodiment is applicable to any of the first low-pass filter unit 30a and the second low-pass filter unit 30b
15 of the low-pass filter 30H of FIG. 16.

(EMBODIMENT 11)

FIG. 21 shows the architecture of a PLL according to Embodiment 11 of the invention. The PLL of this embodiment includes a phase comparator 10, a charge pump circuit 20, a loop filter 30A, a voltage controlled oscillator 40, a voltage-current converter
20 41, a bias converter 42 and an N frequency divider 50. The PLL of this embodiment is usable as a multiple PLL, a synchronization extraction PLL or a skew control PLL. The N frequency divider 50 may be omitted in accordance with the use. Also, the PLL of this embodiment can be constructed as a semiconductor integrated circuit.

As the loop filter 30A of the PLL of this embodiment, the low-pass filter 30A of
25 Embodiment 1 is used, whereas the offset compensating means 36 and the bias controlling

means 37 of the low-pass filter 30A are omitted. In FIG. 21, like reference numerals are used to refer to like elements of the loop filter 30A shown in FIG. 2, and the description of the architecture and operation of the loop filter 30A is omitted. The loop filter 30A accepts, as an input, a charge current I_p output by the charge pump circuit 20, and outputs a voltage V_{out} as an output signal. The capacitive element 33 used in the loop filter 30A can be downsized as described above.

The charge pump circuit 20 generates the charge current I_p on the basis of a phase difference between an input clock CK_{in} and a feedback clock CK_{div} having been compared by the phase comparator 10. Current sources 21 and 22 included in the charge pump circuit 20 change the amplitude of the charge current I_p in accordance with bias control signals $CS1$ and $CS2$, respectively.

The voltage controlled oscillator 40 corresponds to the output clock generating means of this invention. The voltage controlled oscillator 40 oscillates an output clock CK_{out} , and changes the oscillation frequency on the basis of the voltage V_{out} output from the loop filter 30A. Actually, the voltage controlled oscillator 40 is not directly controlled on the basis of the voltage V_{out} , but changes the frequency of the output clock CK_{out} in accordance with the bias control signal $CS1$ that is accepted as an input and has been converted into a current by the voltage-current converter 41.

The voltage-current converter 41 corresponds to the bias controlling means of this invention. The voltage-current converter 41 converts the voltage V_{out} output from the loop filter 30A into the bias control signal $CS1$. The bias control signal $CS1$ controls not only the voltage controlled oscillator 40 but also the current source 21 of the charge pump circuit 20 and the current sources 35a and 35b of the loop filter 30A. Furthermore, the bias control signal $CS1$ is converted into the bias control signal $CS2$ by the bias converter 42 and thereafter controls the current source 22 of the charge pump circuit 20. The bias

converter 42 is provided because the polarity of the bias control of the current source 22 is different from that of the other current sources. Furthermore, the bias control signal CS1 controls the band characteristic of the operational amplifier 34A of the loop filter 30A.

Under the control of the current sources 21, 22, 35a and 35b by the bias control signals CS1 and CS2, the amplitudes of currents output from these current sources are allowed to change to the same extent. Specifically, in the case where the amplitude of the charge current I_p output from the current sources 21 and 22 is changed by A times, the amplitudes of the first and second bias currents I_{b1} and I_{b2} output from the current sources 35a and 35b are changed also by A times.

Next, the operation of the PLL having the aforementioned architecture, and a method for controlling the dumping factor in particular, will be described in detail. When the loop filter 30A is used in the PLL, the loop order of the PLL is 3. However, it is difficult to analyze a PLL with a transfer function of the third-order loop, and hence, the description is herein approximately given as a second-order loop.

The response characteristic of a PLL including a second-order active loop filter is determined depending upon a natural frequency ω_n represented by the following equation (9) and a dumping factor ζ represented by the following equation (10), wherein K_o is a gain of the voltage controlled oscillator 40:

$$\omega_n = \sqrt{\frac{K_o \cdot I_p}{2\pi C}} \quad \dots \quad (9)$$

$$\zeta = \frac{CR}{2} \cdot \sqrt{\frac{K_o \cdot I_p}{2\pi C}} = \frac{CR}{2} \cdot \omega_n \quad \dots \quad (10)$$

Among the variables for determining the natural frequency ω_n of the equation (9), one easily changeable in the circuit is the charge current I_p . Therefore, when the loop bandwidth, namely, the natural frequency ω_n , is to be changed in accordance with the

oscillation frequency of the PLL, the charge current I_p is generally changed:

When the charge current I_p is changed, the dumping factor ζ of the equation (10) is simultaneously unavoidably changed. However, also for stabilizing the response characteristic of the PLL, the dumping factor ζ is preferably kept constant. For this purpose, assuming that the charge current I_p is changed at a change rate of A in the equation (10), the capacitance value C or the resistance value R should be changed at a change rate of $1/\sqrt{A}$.

The drain and the gate of the transistor 311A is connected to each other, and hence, the transistor 311A is in a state providing what is called a square-law characteristic. Also, the gate of the transistor 321A has the same potential as the gate of the transistor 311A, and hence, the transistor 321A is also in the state providing the square-law characteristic.

In the case where the current sources 21 and 22 of the charge pump circuit 20 change the charge current I_p at the change rate A in accordance with the supplied bias control signals CS1 and CS2, the current sources 35a and 35b of the loop filter 30A also change the first and second bias current I_{b1} and I_{b2} at the change rate A in accordance with the supplied bias control signal CS1. As a result, with respect to the transistor 311A, the drain current is changed by A times, the first conductance g_{m1} is changed by \sqrt{A} times, and the gate voltage V_p is changed by \sqrt{A} times. In other words, the time constant of the first filtering means is changed in accordance with the bias change. Similarly, with respect to the transistor 321A, the drain current is changed by A times, the second conductance g_{m2} is changed by \sqrt{A} times, and the gate voltage V_m is changed by \sqrt{A} times.

The conductance g_{m1} and g_{m2} of the transistors 311A and 321A being changed by \sqrt{A} times is equal to the change rate of the resistance value R being changed to $1/\sqrt{A}$. Accordingly, it is understood that the change rate A of the charge current I_p is cancelled by

the change rate $1/\sqrt{A}$ of the resistance value R in the equation (10), so that the dumping factor ζ can be constant.

Furthermore, in the PLL of this embodiment, the oscillation frequency of the voltage controlled oscillator 40 is changed in accordance with the bias control signal CS1
5 output by the voltage-current converter 41, and in accordance with this change of the oscillation frequency, the charge current I_p supplied from the current sources 21 and 22 of the charge pump circuit 20, the first and second bias currents I_{b1} and I_{b2} supplied from the current sources 35a and 35b of the loop filter 30A and the band characteristic of the operational amplifier 34A of the loop filter 30A are changed. In other words, adapting to
10 the change of the oscillation frequency of the PLL, the bias of the charge pump circuit 20 and the loop filter 30A can be changed (which method is hereinafter designated as the adaptive bias method). Specifically, in the case where the oscillation frequency of the voltage controlled oscillator 40 is low, the charge current I_p and the first and second bias currents I_{b1} and I_{b2} of the loop filter 30A are small, and in the case where the oscillation
15 frequency is high, the charge current I_p and the first and second bias currents I_{b1} and I_{b2} of the loop filter 30A are large.

Such a PLL employing the adaptive bias method has been known (as described in document 1: John G. Maneatis, "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 31, NO.
20 11, November 1996, pp. 1723-1732). However, the circuit system described in document 1 employs the adaptive bias method for a PLL with responses of second-order alone. In contrast, in this embodiment, the adaptive bias method is employed in the PLL with responses of third-order, that is, the second-order loop filter 30A and the voltage controlled oscillator 40, and furthermore, in the PLL with responses of fourth-order additionally
25 including the control of the band characteristic of the operational amplifier 34A.

In this manner, according to this embodiment, the capacitive element 33 included in the loop filter 30A can be downsized, so that the circuit area of the whole PLL can be largely reduced. Also, when the amplitudes of the first and second bias currents **Ib1** and **Ib2** of the loop filter 30A are controlled, the dumping factor ζ of the PLL can be adjusted to be constant. Therefore, the optimal response characteristic can be always kept regardless of the oscillation frequency of the PLL. Also, there is no need to provide a resistor ladder circuit and the like for adjusting the dumping factor ζ , and hence, the circuit area of the PLL can be reduced.

Furthermore, the charge current **I_p**, the first and second bias currents **Ib1** and **Ib2** of the loop filter 30A and the band characteristic of the operational amplifier 34A are adaptably changed in accordance with the oscillation frequency of the PLL. Therefore, the response characteristic of the PLL can be optimally kept over a wide range of oscillation frequency. Moreover, a band gap reference for supplying a reference voltage to the current sources 21, 22, 35a and 35b can be omitted, and hence, the circuit area of the PLL can be further reduced.

The charge current **I_p** and the first and second bias currents **Ib1** and **Ib2** of the loop filter 30A are not necessarily controlled on the basis of the bias control signal **CS1** output by the voltage-current converter 41. Also, the band characteristic of the operational amplifier 34A is not necessarily controllable. Even when the PLL thus does not employ the adaptive bias method, the circuit area can be reduced.

The low-pass filter 30A of Embodiment 1 is used as the loop filter 30A in this embodiment, which does not limit the invention. For example, any of the low-pass filters 30B through 30F of Embodiments 2 through 6 and the low-pass filters 30I and 30J of Embodiments 9 and 10 may be used as the loop filter or another low-pass filter having any other architecture may be used.

(EMBODIMENT 12)

FIG. 22 shows the architecture of a delay-locked loop (DLL) according to Embodiment 12 of the invention. In this embodiment, a part of the PLL of Embodiment 11 is replaced to form the DLL. Herein, a difference from Embodiment 11 alone will be described. The description of elements similar to those of Embodiment 11 is omitted by referring to them with like reference numerals used in FIG. 21.

A loop filter 30F of the DLL of this embodiment uses the low-pass filter 30F of Embodiment 6. In FIG. 21, respective circuit elements of the loop filter 30F are referred to with like reference numerals used in FIG. 15, and the description of the architecture and operation of the loop filter 30F is omitted. The loop filter 30F accepts, as an input, a charge current I_p output by the charge pump circuit 20, and outputs a voltage V_{out} as an output signal. The capacitive element 33 used in the loop filter 30F can be downsized as described above.

The first and second conductance $gm1$ and $gm2$ of the voltage-current converters 311F and 32F of the loop filter 30F are changed at a change rate \sqrt{A} in accordance with the change of the charge current I_p by the bias control signal $CS1$ at a change rate A . Thus, the dumping factor ζ can be adjusted to be constant against the change of the charge current I_p as described in Embodiment 11.

A voltage controlled delay circuit 40A corresponds to the output clock generating means of this invention. The voltage controlled delay circuit 40A generates, on the basis of the voltage V_{out} output from the loop filter 30F, an output clock CK_{out} by delaying an input clock CK_{in} accepted as an input. Actually, the voltage controlled delay circuit 40A is not directly controlled on the basis of the voltage V_{out} , but generates the output clock CK_{out} by providing a delay in accordance with the bias given by the bias control signal $CS1$ having been converted into a current by the voltage-current converter 41.

In this manner, according to this embodiment, the capacitive element 33 of the loop filter 30F can be downsized, so that the circuit area of the whole DLL can be largely reduced. Also, when the conductance of the voltage-current converters 311F and 32F of the loop filter 30F are controlled, the dumping factor ζ of the DLL can be adjusted to be constant without providing a resistor ladder circuit or the like.

The low-pass filter 30F of Embodiment 6 is used as the loop filter 30F in this embodiment, which does not limit the invention. For example, any of the low-pass filters 30A through 30E of Embodiments 1 through 5 and the low-pass filters 30I and 30J of Embodiments 9 and 10 may be used, or another low-pass filter having any other architecture may be used.

(EMBODIMENT 13)

In the case where the adaptive bias method is employed in a PLL as in Embodiment 11, when the output current from the voltage-current converter 41 becomes zero, the charge current I_p and the first and second bias currents I_{b1} and I_{b2} of the loop filter 30A are also controlled to be zero in accordance with the bias control signal CS1, and therefore, the PLL is stabilized in the quiescent state. Accordingly, in the case where the oscillation frequency is gradually increased for locking, the system is stabilized in a zero state at the startup, which leads to a problem that the PLL does not operate. Therefore, in a PLL employing the adaptive bias method, the oscillation frequency is gradually reduced from the maximum for locking, and hence, the PLL is provided with startup means.

FIG. 23 shows the architecture of a PLL according to Embodiment 13 of the invention. The PLL of this embodiment is obtained by providing startup means 60 in the PLL of Embodiment 11. Now, the startup means 60 will be described in detail.

The startup means 60 switches a voltage V_{out} that is the output signal of the loop filter 30 between a first state where the voltage V_{out} is set to the output from the adding

means of the loop filter 30 and a second state where it is set to a given startup voltage. At the startup of the PLL, the second state is set, so that the PLL can be driven in the state where the oscillation frequency is the maximum.

When the PLL is started in the state where the oscillation frequency of the voltage controlled oscillator 40 is the maximum, if the frequency is too high, malfunction is caused in the N frequency divider 50, and hence, the frequency of the feedback clock CKdiv may become zero. When this occurs, the phase comparator 10 controls the system so as to increase the oscillation frequency, which leads to the so-called deadlock state. Therefore, a limiter 43 is disposed at a stage following the current-voltage converter 41, so as to limit the bias given to the voltage controlled oscillator 40, and thus, the oscillation frequency is prevented from becoming too high.

FIG. 24 shows a specific example of the startup means. This startup means 60A includes a switch 61 for switching the power supply to the operational amplifier 34A, a switch 62 for switching setting of the output of the loop filter 30 to a voltage Vref2, and a switch 63 for switching the input terminals of the operational amplifier 34A between short-circuit and disconnection. The capacitive element 33 and the operational amplifier 34A respectively correspond to the second filtering means and the adding means of the loop filter 30.

When a startup signal S_UP is at first logic level (for example, at "H" level), the switch 61 is opened and the switches 62 and 63 are closed. Since the switch 61 is opened, the power supply to the operational amplifier 34A is cut off, and hence, there is no output from the operational amplifier 34A. Instead, the switch 62 is closed, so that the output voltage Vout of the loop filter 30 can be set to the given startup voltage Vref2 (which corresponds to the second state). Also, since the switch 63 is closed, a voltage at the non-inverting input terminal of the operational amplifier 34A is supplied to the capacitive

element 33. This voltage is nothing but the first voltage of this invention. In other words, when the startup signal S_UP is at first logic level, the operational amplifier 34A is placed in a non-operational state, and the PLL is started in the second state where the output of the loop filter 30 is set to the voltage Vref2. Thus, the system can be prevented
5 from stabilizing in the zero state at the startup.

After starting the PLL, the startup signal S_UP is changed to second logic level (for example, "L" level). Thus, the switch 61 is closed and the switches 62 and 63 are opened. Since the switches 62 and 63 are opened, the input terminals of the operational amplifier 34A are disconnected, and the voltage Vref2 is cut off from the output side of the
10 loop filter 30. In addition, since the switch 61 is closed, the operational amplifier 34A is placed in an operational state, and the output of the loop filter 30 is set to the output of the operational amplifier 34A (which corresponds to the first state). Thus, the PLL becomes operable in the steady state.

An operational amplifier amplifies a potential difference between its inverting
15 input terminal and non-inverting input terminal. Accordingly, in switching the operational amplifier 34A from the non-operational state of the second state to the operational state of the first state, if there is a potential difference between the input terminals, an excessive output is momentarily generated, which may disturb the system. In this embodiment, however, the input terminals of the operational amplifier 34A are
20 short-circuited through the switch 63 in the second state and hence there is no potential difference therebetween. Therefore, in switching to the first state, the operational amplifier 34A never outputs an excessive output. In this manner, the switch 63 not only supplies the first voltage to the capacitive element 33 in the first state but also prevents the operational amplifier 34A from outputting an excessive output in switching to the second
25 state.

In general, a PLL is provided with a test mode for measuring a voltage-oscillation frequency characteristic of the voltage controlled oscillator 40. Therefore, the startup means 60 is improved to be applicable to the test mode as follows:

FIG. 25 shows a specific example of the startup means applicable to the test mode.

5 This startup means 60B includes, in addition to the elements of the startup means 60A, switches 64 and 65. The switch 65 switches, in accordance with a test signal TEST, a target to be controlled by the startup signal S_UP between the switches 62 and 64. The switch 64 switches setting of the output of the loop filter 30 to a voltage Vref3. The voltage Vref3 is externally supplied.

10 When the test signal TEST is at first logic level (for example, at "H" level), the switch 65 selects the switch 64 as the target to be controlled by the startup signal S_UP. Thus, the PLL is placed in a test mode, in which the PLL can be started with the output of the loop filter 30 set to the externally supplied voltage Vref3. Therefore, when the PLL is started with the voltage Vref3 variously set, the voltage-oscillation frequency characteristic
15 can be measured.

On the other hand, when the test signal TEST is at second logic level (for example, at "L" level), the test mode is reset. Therefore, the PLL can be started with the output of the loop filter 30 set to a voltage Vref2, that is, the internal power supply.

In this manner, according to this embodiment, the PLL employing the adaptive
20 bias method is provided with the startup means 60, and hence, it is possible to avoid the problem that system is stabilized in the zero state at the startup and the PLL is not operated. Furthermore, when the startup means 60 is made applicable to a test mode, the voltage-oscillation frequency characteristic of the voltage controlled oscillator 40 can be easily measured.

25 The output of the operational amplifier 34A is stopped by cutting off the power

supply with the switch 61 in this embodiment, which does not limit the invention. The output of the operational amplifier 34A can be substantially stopped by, for example, providing high impedance to the output side of the operational amplifier 34A. Even when the output is thus stopped, the aforementioned effect can be unchangeably attained.

5 (EMBODIMENT 14)

FIG. 26 shows the architectures of feedback systems according to Embodiment 14 of the invention, in which FIG. 26(a) shows the feedback system for a PLL and FIG. 26(b) shows the feedback system for a DLL. The feedback system of this embodiment uses, as a loop filter 30, a filter for accepting and supplying differential signals as its input and
10 output. Also, a voltage controlled oscillator 40 and a voltage controlled delay circuit 40A accept differential signals as their inputs.

As the loop filter 30 used in the feedback systems of this embodiment, for example, the low-pass filter 30G of Embodiment 7 or the low-pass filter 30H of Embodiment 8 can be used. Thus, the circuit area of the whole feedback system can be
15 largely reduced.

(EMBODIMENT 15)

As described above, when a current mirror circuit is used in a loop filter, an offset current is caused. When an offset current is caused in the loop filter, a PLL corresponding to a feedback loop is operated so as to cancel the offset current, and a charge
20 current is supplied from a charge pump circuit. As a result, a stationary phase error is caused in the output clock of the PLL. Therefore, a PLL capable of canceling a stationary phase error will be considered.

FIG. 27 shows the architecture of a PLL according to Embodiment 15 of the invention. The PLL of this embodiment includes, as a loop filter 30A, a low-pass filter
25 using a current mirror circuit according to, for example, Embodiment 1, and further

includes a stationary phase error canceling circuit 70. Herein, a difference from Embodiment 11 alone will be described. The description of elements similar to those of Embodiment 11 is omitted by referring to them with like reference numerals used in FIG. 21.

5 The stationary phase error canceling circuit 70 includes a charge pump circuit 71 that generates a current **I3** on the basis of a phase difference between an input clock **Ckin** and a feedback clock **CKdiv** compared by a phase comparator 10, namely, in accordance with signals **UP** and **DN** output by the phase comparator 10; a capacitive element 72 serving as charge storing means for accepting the current **I3**; and a voltage controlled
10 current source 73 for generating a current **I4** in accordance with a voltage generated in the capacitive element 72.

 The stationary phase error canceling circuit 70 is operated as follows: The charge pump circuit 71 converts the signals **UP** and **DN** appearing as a stationary phase error into a current **I3**. The current **I3** is integrated by the capacitive element 72, so as to
15 generate a current **I4** on the basis of the integrated voltage. The current **I4** generated by the voltage controlled current source 73 is fed back to the output side of the current mirror circuit of the loop filter 30A. Thus, an offset current caused in the loop filter can be compensated.

 In this manner, according to this embodiment, in a PLL using a current mirror
20 circuit in a loop filter, a stationary phase error can be automatically canceled.

 Although the current **I4** generated by the voltage controlled current source 73 is fed back to the output side of the current mirror circuit of the loop filter 30A in the above description, it may be fed back to the input side. However, in this case, the current **I3** generated by the charge pump circuit 71 should have a reverse polarity.

25 Also, a DLL including the stationary phase error canceling circuit 70 can be

constructed.

(Examples of application of feedback system of the invention)

The PLL and the DLL of this invention do not need a large-scale capacitive element and their circuit scales can be made small, and therefore, application to the following products can be expected in particular:

FIG. 28 shows exemplified application of the PLL or DLL of this invention to an LSI for an IC card. Since an LSI used in an IC card is limited in the area, the PLL and DLL of this invention that can be constructed in a smaller circuit area are particularly suitably applied to an IC card.

FIG. 29 shows exemplified application of the PLL or DLL of this invention to a chip-on-chip (COC) component. In a chip-on-chip structure, an upper semiconductor integrated circuit is limited in its circuit area. Accordingly, the PLL and the DLL of this invention are useful.

FIG. 30 shows exemplified application of the PLL or DLL of this invention provided on an LSI pad region. In the same manner as in the chip-on-chip structure, the circuit area that can be provided on an LSI pad region is limited. Accordingly, the PLL and the DLL of this invention are useful.

FIG. 31 shows exemplified application of the PLL or the DLL of this invention provided in a microprocessor as clock generating means. Today, a microprocessor includes a very large number of PLLs and DLLs. Therefore, when the PLL and DLL of this invention are used in a microprocessor, the circuit area of the whole microprocessor can be expected to be largely reduced. Accordingly, the application of the PLL and DLL of this invention to a microprocessor can attain an extremely remarkable effect.

So far, various preferred embodiments of the invention have been described. In the above description, the transistors 311A and 321A of the current mirror circuit 32A may

be n-channel or p-channel transistors. Also, although these transistors are field effect transistors (MOS transistors) in the embodiments, they may be bipolar transistors or a combination of a MOS transistor and a bipolar transistor. Furthermore, their input sides may be a diode. Such modifications never affect the effect of the invention.

5 Furthermore, the capacitive elements 312, 312' and 312H included in the first filtering means and the capacitive elements 33, 33a and 33b corresponding to the second filtering means may be any of a capacitive element using two-layered polysilicon, an MIM capacitor (metal-insulator-metal capacitor) and a MOS capacitor using a MOS transistor. Alternatively, even when a combination of these capacitive elements is used, the effect of
10 the invention is never spoiled.

As described so far, according to the low-pass filter of the invention, the circuit area can be largely reduced while keeping a filtering characteristic equivalent to that of a conventional one. In particular, the capacitive element used as the second filtering means can be downsized to approximately 1/10 through 1/100 of a conventional one, and hence,
15 the effect to reduce the circuit area is very remarkable. Also, since the second current smaller than the first current is generated by the current generating means, the power consumption can be reduced.

Further according to the invention, in the feedback system for a phase-locked loop or a delay-locked loop provided with the above-described low-pass filter as a loop filter,
20 the dumping factor can be adjusted without providing a resistor ladder circuit or the like. Therefore, the circuit area of the feedback system can be further reduced. Moreover, the response characteristic of the feedback system can be adaptably adjusted in accordance with the output of the loop filter. Accordingly, the response characteristic can be optimally kept over a wide range of frequency band.

CLAIMS

1. A low-pass filter comprising:

first filtering means that accepts, as an input, an input signal to said low-pass filter and outputs a first voltage;

5 a circuit element included in said first filtering means for allowing a first current to flow in accordance with said first voltage;

current generating means for generating a second current at a given rate to said first current;

10 second filtering means that accepts, as an input, said second current and outputs a second voltage; and

adding means for adding said first voltage and said second voltage and outputting an output signal of said low-pass filter.

2. The low-pass filter of Claim 1,

wherein said given rate is a positive number smaller than 1.

15 3. The low-pass filter of Claim 1,

wherein said current generating means is a current mirror circuit that has, on an input side thereof, a first semiconductor element with first conductance, and on an output side thereof, a second semiconductor element with second conductance at said given rate to said first conductance, accepts, as an input, said first current and outputs said second

20 current, and

said circuit element is said first semiconductor element.

4. The low-pass filter of Claim 3,

wherein said circuit element is a resistive element with a resistance value corresponding to said first conductance instead of said first semiconductor element, and

25 said current mirror circuit accepts, as the input, a third current corresponding to

said first current instead of said first current.

5. The low-pass filter of Claim 1,

wherein said circuit element is a first voltage-current converter with first conductance for converting said first voltage into said first current, and

5 said current generating means is a second voltage-current converter with second conductance at said given rate to said first conductance for converting said first voltage into said second current.

6. The low-pass filter of Claim 1,

wherein said adding means is an operational amplifier that has said second
10 filtering means in a negative feedback portion thereof, accepts, as an input, said first voltage at a non-inverting input terminal thereof and outputs a third voltage as said output signal.

7. The low-pass filter of Claim 1,

wherein said adding means is an operational transconductance amplifier that
15 accepts, as inputs, said first and second voltages and outputs a third current as said output signal.

8. The low-pass filter of Claim 3,

wherein said first semiconductor element is a first transistor that provides said first conductance in accordance with a supplied first bias current,

20 said second semiconductor element is a second transistor that provides said second conductance in accordance with a supplied second bias current, and

said first and second bias currents are changed in amplitudes thereof on the basis of a common bias control signal.

9. The low-pass filter of Claim 3,

25 wherein said current mirror circuit has, on an output side thereof, said second

through nth (wherein n is a natural number of 3 or more) semiconductor elements and includes switches for respectively switching outputs of currents flowing through said second through nth semiconductor elements, and

5 said switches allow one of or a sum of a plurality of the currents respectively flowing through said second through nth semiconductor elements to be output as said second current.

10. The low-pass filter of Claim 4,

wherein said first semiconductor element is a first transistor that provides said first conductance in accordance with a supplied first bias current,

10 said second semiconductor element is a second transistor that provides said second conductance in accordance with a supplied second bias current,

said first and second bias currents are changed in amplitudes thereof on the basis of a common bias control signal, and

15 said circuit element is, instead of said resistive element, a resistor ladder circuit that has a resistance value corresponding to said first conductance and is able to change said resistance value in accordance with change of said first conductance.

11. The low-pass filter of Claim 5,

wherein said first and second voltage-current converters respectively change said first and second conductance on the basis of a common bias control signal.

20 12. The low-pass filter of Claim 3,

wherein at least one of said first and second semiconductor elements is a transistor that provides at least one of said first and second conductance in accordance with a supplied bias current, and

25 said low-pass filter further comprises offset compensating means for adjusting said bias current on the basis of said output signal obtained with said first current cut off.

13. The low-pass filter of Claim 12,

wherein said offset compensating means includes voltage holding means for holding a voltage of said output signal obtained with said first current cut off, and adjusts said bias current on the basis of said voltage held by said voltage holding means.

5 14. The low-pass filter of Claim 12,

wherein said offset compensating means includes:

a comparator for comparing a voltage of said output signal obtained with said first current cut off with a reference voltage;

an updown counter for incrementing or decrementing a counter value
10 thereof on the basis of an output of said comparator; and

a DA converter for converting said counter value into an analog value,
and

said offset compensating means adjusts said bias current on the basis of an output of said DA converter.

15 15. The low-pass filter of Claim 3,

wherein said second semiconductor element is a transistor that provides said second conductance in accordance with a supplied bias current, and

said low-pass filter further comprises:

a replica circuit having an identical architecture to a portion including
20 said second semiconductor element, said second filtering means and said adding means;
and

offset compensating means for adjusting, on the basis of an output of said replica circuit, a bias current supplied to a transistor included in said replica circuit correspondingly to said second semiconductor element and said bias current supplied to
25 said second semiconductor element.

16. The low-pass filter of Claim 15,

wherein said offset compensating means is an inverting amplifier with a given time constant.

17. The low-pass filter of Claim 3,

5 wherein said first semiconductor element is a first transistor that provides said first conductance in accordance with a supplied first bias current,

said second semiconductor element is a second transistor that provides said second conductance in accordance with a supplied second bias current, and

said low-pass filter further comprises bias adjusting means for adjusting said first
10 and second bias currents in accordance with temperature change.

18. The low-pass filter of Claim 17,

wherein said bias adjusting means includes:

a third transistor corresponding to said first transistor; and

a fourth transistor corresponding to said second transistor, and

15 said bias adjusting means adjusts bias currents with a given current difference respectively supplied to said third and fourth transistors, in such a manner that a given voltage difference is caused between said third and fourth transistors, and adjusts said first and second bias current in accordance with the adjustment of said bias current.

19. The low-pass filter of Claim 17,

20 wherein said bias adjusting means is a temperature compensating circuit that changes said first and second bias currents in proportion to the temperature change.

20. The low-pass filter of Claim 1,

wherein said circuit element includes a first switched capacitor circuit and a second switched capacitor circuit having one end connected to one end of said first
25 switched capacitor circuit and the other end connected to said second filtering means, and

allows said first current to flow when said first and second switched capacitor circuits are in a first connection state, and

said current generating means corresponds to said second switched capacitor circuit, has a capacitance value at said given rate to a sum of capacitance values of said first and second switched capacitor circuits, and generates said second current when said first and second switched capacitor circuits are in a second connection state.

21. The low-pass filter of Claim 20,

wherein said adding means includes a voltage follower circuit for accepting, as an input, said second voltage, and

said first filtering means outputs said first voltage on the basis of an output voltage of said voltage follower circuit.

22. The low-pass filter of Claim 20,

wherein at least one of said first and second switched capacitor circuits is connected to a third switched capacitor circuit in parallel, and

when one of said first or second switched capacitor circuit and said third switched capacitor circuit connected in parallel is electrically connected to a first terminal, the other is electrically connected to a second terminal.

23. A low-pass filter for accepting, as an input, a differential signal between first and second input signals and outputting a differential signal between first and second output signals, comprising:

a first low-pass filter unit for accepting said first input signal as an input and outputting said first output signal; and

a second low-pass filter unit for accepting said second input signal as an input and outputting said second output signal,

wherein at least one of said first and second low-pass filter units includes:

first filtering means that accepts, as an input, said first or second input signal and outputs a first voltage;

a circuit element included in said first filtering means for allowing a first current to flow in accordance with said first voltage;

5 current generating means for generating a second current at a given rate to said first current;

second filtering means that accepts, as an input, said second current and outputs a second voltage; and

adding means for adding said first voltage and said second voltage and
10 outputting said first or second output signal.

24. The low-pass filter of Claim 23,

wherein said current generating means is a current mirror circuit that has, on an input side thereof, a first semiconductor element with first conductance, and on an output side thereof, a second semiconductor element with second conductance at said given rate to
15 said first conductance, accepts said first current as an input and outputs said second current, and

said circuit element is said first semiconductor element.

25. The low-pass filter of Claim 23,

wherein said circuit element is a first voltage-current converter with first
20 conductance for converting said first voltage into said first current, and

said current generating means is a second voltage-current converter with second conductance at said given rate to said first conductance for converting said first voltage into said second current.

26. A feedback system for feeding back an output clock, generated on the basis
25 of an input clock, to make said output clock attain a desired characteristic, comprising:

a charge pump circuit for generating a charge current on the basis of a phase difference between said input clock and a clock resulting from the feedback;

a loop filter for accepting said charge current as an input; and

output clock generating means for generating said output clock on the basis of an

5 output signal from said loop filter,

wherein said loop filter includes:

first filtering means for accepting said charge current as an input and outputting a first voltage;

10 a circuit element included in said first filtering means for allowing a first current to flow in accordance with said first voltage;

current generating means for generating a second current at a given rate to said first current;

second filtering means for accepting said second current as an input and outputting a second voltage; and

15 adding means for adding said first voltage and said second voltage and outputting said output signal.

27. The feedback system of Claim 26,

wherein said output clock generating means is a voltage controlled oscillator that oscillates said output clock and changes an oscillation frequency on the basis of said output
20 signal from said loop filter.

28. The feedback system of Claim 26,

wherein said output clock generating means is a voltage controlled delay circuit that changes a delay of said output clock from said input clock on the basis of said input clock and said output signal from said loop filter.

25 29. The feedback system of Claim 26, further comprising:

a stationary phase error canceling circuit including a charge pump circuit for generating a third current on the basis of a phase difference between said input clock and said clock resulting from the feedback, charge storing means for accepting said third current, and a voltage controlled current source for generating a fourth current in accordance with a voltage generated in said charge storing means,

wherein said current generating means is a current mirror circuit that has, on an input side thereof, a first field effect transistor for providing first conductance in accordance with a supplied first bias current, and on an output side thereof, a second field effect transistor for providing second conductance at said given rate to said first conductance, accepts said first current on the input side thereof and said fourth current on one of the input and output sides thereof, and outputs said second current, and

said circuit element is said first field effect transistor.

30. The feedback system of Claim 26,

wherein said circuit element is capable of changing conductance thereof, and

said feedback system further comprises bias controlling means for changing said conductance of said circuit element and said charge current in accordance with a common bias control signal.

31. The feedback system of Claim 30,

wherein said current generating means is a current mirror circuit that has, on an input side thereof, a first field effect transistor for providing first conductance in accordance with a supplied first bias current, and on an output side thereof, a second field effect transistor for providing second conductance at said given rate to said first conductance in accordance with a supplied second bias current, accepts said first current as an input and outputs said second current,

said circuit element is said first field effect transistor, and

said bias controlling means changes said first and second bias currents and said charge current in accordance with said bias control signal.

32. The feedback system of Claim 30,

wherein said circuit element is a first voltage-current converter with first
5 conductance for converting said first voltage into said first current,

said current generating means is a second voltage-current converter with second conductance at said given rate to said first conductance for converting said first voltage into said second current,

said first and second conductance of said first and second voltage-current
10 converters are changeable, and

said bias controlling means changes said first and second conductance and said charge current in accordance with said bias control signal.

33. The feedback system of Claim 30,

wherein said bias control signal is generated on the basis of said output signal
15 from said loop filter.

34. The feedback system of Claim 30,

wherein said adding means is an operational amplifier, and

said bias controlling means changes a band characteristic of said operational amplifier in accordance with said bias control signal.

20 35. The feedback system of Claim 33, further comprising:

startup means for switching said output signal from said loop filter between a first state where said output signal is set to an output from said adding means and a second state where said output signal is set to a given voltage,

wherein said startup means sets said second state at the startup of said feedback
25 system.

36. The feedback system of Claim 35,

wherein said adding means is an operational amplifier that has said second filtering means in a negative feedback portion thereof, accepts, as an input, said first voltage at a non-inverting input terminal thereof and outputs a third voltage as said output
5 signal,

said startup means has a switch for switching a connecting state of input terminals of said operational amplifier between short-circuit and disconnection, and

said switch disconnects said input terminals in said first state and short-circuits said input terminals in said second state.

10 37. The feedback system of Claim 35,

wherein said startup means has a switch for switching a power source for said given voltage between an internal power source and an external power source.

38. A feedback system for feeding back an output clock, generated on the basis of an input clock, to make said output clock attain a desired characteristic, comprising:

15 a charge pump circuit for generating first and second charge currents on the basis of a phase difference between said input clock and a clock resulting from the feedback;

a loop filter for accepting, as an input, a differential signal between said first and second charge currents and outputting first and second output signals; and

output clock generating means for accepting, as an input, a differential signal
20 between said first and second output signals and generating said output clock,

wherein said loop filter includes:

a first low-pass filter for accepting, as an input, said first charge current and outputting said first output signal; and

a second low-pass filter for accepting said second charge current as an
25 input and outputting said second output signal,

at least one of said first and second low-pass filters includes:

first filtering means for accepting, as an input, at least one of said first and second charge currents and outputting a first voltage;

a circuit element included in said first filtering means for allowing a first
5 current to flow in accordance with said first voltage;

current generating means for generating a second current at a given rate to said first current;

second filtering means for accepting, as an input, said second current and outputting a second voltage; and

10 adding means for adding said first voltage and said second voltage and outputting at least one of said first and second output signals.

39. A semiconductor integrated circuit comprising the low-pass filter according to Claim 1.

40. A semiconductor integrated circuit comprising the feedback system
15 according to Claim 26.

41. The semiconductor integrated circuit of Claim 40 used in an IC card.

42. The semiconductor integrated circuit of Claim 40,

wherein said semiconductor integrated circuit has a chip-on-chip structure, and said feedback system is included in an upper portion of said chip-on-chip structure.

20 43. The semiconductor integrated circuit of Claim 40,

wherein said feedback system is provided on a pad region of said semiconductor integrated circuit.

44. The semiconductor integrated circuit of Claim 40,

wherein said semiconductor integrated circuit is a microprocessor.

FIG. 1





FIG. 2

30A



3/31

FIG. 3





FIG. 4



5/31

FIG. 5






FIG. 6




6/31

FIG. 7




7/31

FIG. 8




8/31

FIG. 9

37B


9/31

FIG. 10




10/31

FIG. 11

30B

11/31

FIG. 12



12/31

FIG. 13






FIG. 14

30E




16/31

FIG. 17




17/31

FIG. 18




18/31

FIG. 19




19/31

FIG. 20




P. S. type



P. I. type


20/31

FIG. 21




21/31

FIG. 22



22/31

FIG. 23



23/31

FIG. 24




FIG. 25




FIG. 26






FIG. 27



26/31

FIG. 28

LSI including PLL or DLL
of this invention




Exemplified
application to IC card

FIG. 29

COC component
including PLL or DLL
of this invention


Base member
for adhesion



Exemplified application
to COC component

27/31


FIG. 30

PLL or DLL of
this invention

LSI pad region


Exemplified
application to LSI pad

FIG. 31

PLL or DLL of this
inventionExemplified application
to MPU clock



28/31

FIG. 32



29/31

FIG. 33



30/31

FIG. 34






FIG. 35



INTERNATIONAL SEARCH REPORT

International Application No

PCT/JP 03/06428

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03L7/093

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H03L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

PAJ, EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 005, no. 197 (E-086), 15 December 1981 (1981-12-15) & JP 56 119520 A (NIPPON TELEGR & TELEPH CORP), 19 September 1981 (1981-09-19)	1,2
Y	abstract	3-43
X	US 5 495 512 A (KOVACS JANOS ET AL) 27 February 1996 (1996-02-27)	1,2
Y	the whole document	3-43
Y	US 6 075 394 A (SHOJI NORIO) 13 June 2000 (2000-06-13) column 5, line 39 -column 7, line 19	1-43
Y	EP 0 595 632 A (FUJITSU LTD) 4 May 1994 (1994-05-04) page 5, line 57 -page 7, line 15	1-43
	-/--	

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

11 August 2003

Date of mailing of the international search report

22/08/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Kahn, K-D

INTERNATIONAL SEARCH REPORT

Intern~~al~~ Application No

PCT/JP 03/06428

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 642 227 A (NIPPON ELECTRIC CO) 8 March 1995 (1995-03-08) cited in the application the whole document -----	

INTERNATIONAL SEARCH REPORT
Information on patent family members

International Application No

PCT/JP 03/06428

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
JP 56119520	A	19-09-1981	JP	1419013 C	14-01-1988
			JP	62026606 B	10-06-1987
US 5495512	A	27-02-1996	US	5414390 A	09-05-1995
			US	5787134 A	28-07-1998
			JP	8237121 A	13-09-1996
US 6075394	A	13-06-2000	JP	10084279 A	31-03-1998
			US	5864249 A	26-01-1999
EP 0595632	A	04-05-1994	JP	2613532 B2	28-05-1997
			JP	6140927 A	20-05-1994
			DE	69316157 D1	12-02-1998
			DE	69316157 T2	16-04-1998
			EP	0595632 A2	04-05-1994
			US	5373257 A	13-12-1994
EP 0642227	A	08-03-1995	JP	2778421 B2	23-07-1998
			JP	7079159 A	20-03-1995
			EP	0642227 A1	08-03-1995